A novel CMOS operational transconductance amplifier (OTA) is presented, using a fully differential singlestage core OTA as input stage and a differential to single current converter as output stage, each biased at a separate current level. A large gain-bandwidth (GBW) product (2.7 MHz) and a high slew-rate (5 V//.LS) can be obtained by applying a large bias current to the core OTA. Due to the class-AB operation of the output stage, a high output impedance can be obtained by applying a small bias current to the output stage, resulting in a high DC-gain (61.6 dB). The performance of this class-AB OTA will be compared with that of the basic single-stage OTA.
Introduction
The most suited amplifier for switched-capacitor circuits is the OTA, since the amplifier has to drive capacitive loads only. For a fast and complete charge transfer (settling) in these circuits, the amplifier has to meet three requirements [l] :
-a high slew-rate, -a large bandwidth,
-a high open-loop DC-gain.
The high slew-rate and large bandwidth are necessary to obtain a fast settling response within the available time period. Particularly the DC-gain determines the maximum settling accuracy and is therefore of crucial importance in the final part of the settling period. Figure 1 shows the basic single-stage OTA, with both input and output devices biased at the same current level. Assuming strong inversion operation for all MOS devices [2], the GBW-product (which is equal to the transconductance of the input devices divided by the load capacitance) will be proportional to the square root of the bias current. The slew-rate is equal to the ratio of the maximum output current and the load capacitance and is therefore proportional to the bias current. The first two requirements can thus be met by applying a large bias current. A hieh DC-gain, the product of the transconductance of the input stage and the parallel impedance of the output devices, will not be obtained since the output impedance of the amplifier is inversely proportional to the bias current.
One solution to boost the DC-gain is to increase the parallel output impedance by cascoding of the output devices. The major disadvantage of this solution is the limitation of the maximum output voltage swing.
Another method is the use of dynamic biasing techniques [2]-[4], in which a time variable bias current is used. At the beginning of the settling period a large bias current is applied to the input stage, resulting in a fast start of the response. At the end of the settling period, a high output impedance is obtained by ap lying a very low bias current. The major drawback o ! this approach is that both input and output devices are blased at the same current level. Although the output impedance increases during the settling period, the transconductance of the input stage decreases. This paper proposes a novel class--OTA which circumvents the latter drawback. The amplifier consists of a fully differential single-stage OTA, biased at a high current level and a differential to single output stage, biased at a low current level. Due to the class-AB operation of the output stage of the new OTA, the output current of this amplifier is not limited by the low current level of the output stage and is therefore equal to the output current of the differential implementation of the basic singlestage OTA of figure 1, assuming equal tail current biasing for both circuits. For this reason, both designs will have equal transconductances. The small-signal output impedance of the class-AB OTA is just determined by the low bias current of the output stage and will therefore lead to a significant increase of the DC-gain, with respect to the basic single-stage design. In order to compare the performances of the class--OTA and the basic OTA, the dimensions of the input and output devices of both circuits are chosen equal and all current mirror ratios are set to one. Furthermore, the core amplifier and the single-stage amplifier are biased at the same current level.
The DC output current Iout of the offset-free single-sta e amplifier ( fig. 1 ) as a function of the input voEage V,, normalised on the DC bias voltage of the input devices (V,=V,,/(V -VT)blas), can be written as the difference of the currentFof the PMOS and NMOS output devices, resp. indicated by I, and I, Figure 3 shows these DC current transfer functions for the offset-free single-stage amplifier.
The current transfer functions of the class-AB amplifier ( fig. 2 ), can be expressed as functions of the currents of eq. 1, assuming an offset-free core amplier. For positive input signals, the drain current of the diode device N9 will be e ual to the output current I negative input signals, N9 will be cut off and the drain current of N8 will be -Iout. Depending on the sign of the input signal, the currents I,, and I, of resp. the output devices P10 and N12, will either be equal to IB+Iout and I, or I, and IB-Iout, as shown in figure 4 for I, = 0.1 I,,,.
The output current is only limited by IBM,.
Without affecting the slew-rate or the transconductance, the output devices can be biased at a low bias level I,, resulting in a high small-signal output impedance. and N8 will be cut o?f. Due to the circuit symmetry, the systematic offset currents at the output nodes of the core amplifier will be equal in magnitude and sign. Since these offset currents originate from the finite output impedances of the current mirrors, they are both a function of the bias current and of the bias voltages at the output nodes, determined by the source voltages of the devices N8 and N9.
For a negative offset current I,,, the drain currents of the diode devices N8 and N9 show a positive offset. In this situation, both diode devices will be conducting for an input offset voltage range V,, determined by the offset current I,, and the transconductance of the input devices.
As a consequence, the transconductance is doubled in this input voltage range, but the current level of the output devices, determing the amplifier output impedance is also slightly increased. In switched-capacitor applications, the amplifier is similarly used as in a unity gain configuration. At the end of the settlin4 period, the differential in ut voltage of the amplifier is ideally zero. The use of? a core amplifier with a positive offset current is therefore not allowed. For this reason, the core amplifier output nodes (impedances) are biased at a positive voltage in the realisation, creating a negative offset current. If the current mirror ratios of the single-stage OTA are chosen larger than one, the transconductance is increased with the same ratio as the output impedance is decreased. Due to the separate biasing of the core amplifier and the differential to single current converter output stage of the class-AB OTA, the transconductance of the amplifier can be increased by chosing the current mirror ratios in the core amplifier larger than one, without decreasing the output impedance of the output stage. Obviously, the impedances of the positive and negative output node of the core amplifier are affected by these current mirror ratios. In order to realise a core amplifier with a negative systematic offset current, the gates of the devices N8 and N9 can be connected to a reference voltage in stead of to their own drains.
The separate biasing of the core amplifier and the output stage has a positive influence on the PSRR and the s stematic offset voltage of the complete class-AI3 ampliier. For low frequencies, the PSRR of the single-stage OTA can be approximated by Neglecting the influence of a small negative core amplifier offset current, it is shown that, under the given circuit constraints, the slew-rate and transconductances of the single-stage OTA and of the class-AI3 OTA are identical. F e theoretical ratio between the output impedance and, the previous assumptions, the DC-gain of the ::iik-stage OTA and the class-AI3 OTA is equal to the inverse of the bias current ratio of their output devices resp. IBMS/2 and I,.
and the systematic offset voltage of this amplifier will increase with the bias current. Due to the circuit symmetry of the class-AB amplifier, the transistors of the core amplifier will not contribute to the PSRR nor to the systematic offset volta e, if the output stage has an ideal performance. For vow frequencies, the PSRR of the class-AB OTA can be approximated by
(3)
Both the PSRR and the systematic offset voltage will be fully determined by the output stage and will therefore only increase with the low bias current I, . Compared to the single-stage OTA, the offset voltage of the class-AB OTA will approximately be decreased with the same factor as the DC-gain is increased. Figure 7 shows the DC-gain Ao of the class-AB OTA for a bias current of 100 pA as a function of the applied current I,. The output impedance of the amplifier is found to be not exactly inversely proportional to the current I,, due to the internal drain offset current of the diode devices N8 and N9. As shown in section 111, this offset current is a function of the output impedance of the core amplifier and therefore a function of the bias current. The measured DC-gain of the basic OTA for a bias current of 100 pA is 42.4 dB. Figure 7 shows that the DC-ain of the class-AB OTA is increased with respect to t i e basic OTA for a current I, smaller than 50 PA, which is the bias current of the output devices of the basic OTA. The measured output current transfer function is given in figure 8 and shows no nonconducting input voltage range, indicating a negative offset current of the core am lifier. Ta&e 1 gives measurement results for a current setting I, , , = 100 pA and I, = 2pA. 
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